- 您现在的位置：买卖IC网 > Sheet目录345 > MT42L256M32D4KP-3 IT:A (Micron Technology Inc)IC LPDDR2 SDRAM 8GBIT 168FBGA
2Gb: x16, x32 Mobile LPDDR2 SDRAM S4
CA and CS# Setup, Hold, and Derating
Figure 96: Command Input Setup and Hold Timing
T0
T1
T2
T3
CK#
CK
t I S t I H
t IS t I H
V IH(DC)
CS#
V IL(AC)
t I S t I H
V IL(DC)
V IH(AC)
t I S t I H
CA[9:0]
CA
rise
CA
fall
CA
rise
CA
fall
CA
rise
CA
fall
CA
rise
CA
fall
CMD
NOP
Command
NOP
Command
Transitioning data
Don’t Care
Notes:
1. The setup and hold timing shown applies to all commands.
2. Setup and hold conditions also apply to the CKE pin. For timing diagrams related to the
CKE pin, see Power-Down (page 94).
CA and CS# Setup, Hold, and Derating
For all input signals (CA and CS#), the total required setup time ( t IS) and hold time ( t IH)
is calculated by adding the data sheet t IS (base) and t IH (base) values to the Δ t IS and
Δ t IH derating values, respectively. Example: t IS (total setup time) = t IS(base) + Δ t IS. (See
the series of tables following this section.)
The typical setup slew rate ( t IS) for a rising signal is defined as the slew rate between the
last crossing of V REF(DC) and the first crossing of V IH(AC)min . The typical setup slew rate
for a falling signal is defined as the slew rate between the last crossing of V REF(DC) and
the first crossing of V IL(AC)max . If the actual signal is consistently earlier than the typical
slew rate line between the shaded V REF(DC) -to-(AC) region, use the typical slew rate for
the derating value (see Figure 97 (page 152)). If the actual signal is later than the typical
slew rate line anywhere between the shaded V REF(DC) -to-AC region, the slew rate of a
tangent line to the actual signal from the AC level to the DC level is used for the derating
value (see Figure 99 (page 154)).
The hold ( t IH) typical slew rate for a rising signal is defined as the slew rate between the
last crossing of V IL(DC)max and the first crossing of V REF(DC) . The hold ( t IH) typical slew
rate for a falling signal is defined as the slew rate between the last crossing of V IH(DC)min
and the first crossing of V REF(DC) . If the actual signal is consistently later than the typical
slew rate line between the shaded DC-to-V REF(DC) region, use the typical slew rate for
the derating value (see Figure 98 (page 153)). If the actual signal is earlier than the typi-
cal slew rate line anywhere between the shaded DC-to-V REF(DC) region, the slew rate of a
tangent line to the actual signal from the DC level to V REF(DC) level is used for the derat-
ing value (see Figure 100 (page 155)).
For a valid transition, the input signal must remain above or below V IH /V IL(AC) for a
specified time, t VAC (see Table 91 (page 151)).
PDF: 09005aef83f3f2eb
2gb_mobile_lpddr2_s4_g69a.pdf – Rev. N 3/12 EN
149
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2010 Micron Technology, Inc. All rights reserved.
发布紧急采购，3分钟左右您将得到回复。
相关PDF资料
MT45W1MW16BDGB-708 AT
IC PSRAM 16MBIT 104MHZ 54VFBGA
MT48H32M16LFB4-75B IT:C
IC SDRAM 512MB 54VFBGA
MT48H8M16LFB4-75 IT:K TR
IC SDRAM 128MBIT 133MHZ 54VFBGA
MTC100-JA2-P34
CONTACT INSERT PIN
MX841BE
IC CONVERTER WHITE LED 8-SOIC
MXHV9910BTR
IC LED DRIVER HIGH BRIGHT 8-SOIC
MXN12FB12F
MOTOR BRUSHED DC 12V 2922RPM
MXN13FB08B1
MOTOR BRUSHED DC 8V 4714RPM
相关代理商/技术参数
MT42L256M32D4KP-MS
制造商:Micron Technology Inc 功能描述:256MX32 LPDDR2 PLASTIC IND TEMP GREEN WFBGA 1.2V - Bulk